Dr. Girish H; Shylaja V; Dr. Vijayalakshmi D; Vanishree M L; Soumya N G; Dr. Anita P. Design And Validation Of A 32-Bit RISC-V Processor Incorporating Vedic Mathematics. kuey 2024, 30, 12904-12909.