Yashwant Aditya; Pushpanjali Pandey; Leila Rzayeva. Enhancing DES Encryption Efficiency on 16 Nm FPGA through Clock Gating for Low Power Design. kuey 2024, 30, 10302-10309.