Yashwant Aditya, Pushpanjali Pandey, & Leila Rzayeva. (2024). Enhancing DES Encryption Efficiency on 16 nm FPGA through Clock Gating for Low Power Design. Educational Administration: Theory and Practice, 30(5), 10302–10309. https://doi.org/10.53555/kuey.v30i5.4741