Dr. Girish H, Shylaja V, Dr. Vijayalakshmi D, Vanishree M L, Soumya N G and Dr. Anita P (2024) “Design And Validation Of A 32-Bit RISC-V Processor Incorporating Vedic Mathematics”, Educational Administration: Theory and Practice, 30(5), pp. 12904–12909. doi: 10.53555/kuey.v30i5.4465.