Dr. Girish H, Shylaja V, Dr. Vijayalakshmi D, Vanishree M L, Soumya N G, and Dr. Anita P, “Design And Validation Of A 32-Bit RISC-V Processor Incorporating Vedic Mathematics”, kuey, vol. 30, no. 5, pp. 12904–12909, May 2024.