Yashwant Aditya, Pushpanjali Pandey, and Leila Rzayeva, “Enhancing DES Encryption Efficiency on 16 nm FPGA through Clock Gating for Low Power Design”, kuey, vol. 30, no. 5, pp. 10302–10309, May 2024.