Dr. Girish H, Shylaja V, Dr. Vijayalakshmi D, Vanishree M L, Soumya N G, and Dr. Anita P. “Design And Validation Of A 32-Bit RISC-V Processor Incorporating Vedic Mathematics”. Educational Administration: Theory and Practice, vol. 30, no. 5, May 2024, pp. 12904-9, doi:10.53555/kuey.v30i5.4465.