Yashwant Aditya, Pushpanjali Pandey, and Leila Rzayeva. “Enhancing DES Encryption Efficiency on 16 Nm FPGA through Clock Gating for Low Power Design”. Educational Administration: Theory and Practice, vol. 30, no. 5, May 2024, pp. 10302-9, doi:10.53555/kuey.v30i5.4741.