Yashwant Aditya, Pushpanjali Pandey, and Leila Rzayeva. “Enhancing DES Encryption Efficiency on 16 Nm FPGA through Clock Gating for Low Power Design”. Educational Administration: Theory and Practice 30, no. 5 (May 28, 2024): 10302–10309. Accessed September 17, 2025. https://kuey.net/index.php/kuey/article/view/4741.