Yashwant Aditya, Pushpanjali Pandey, Leila Rzayeva. Enhancing DES Encryption Efficiency on 16 nm FPGA through Clock Gating for Low Power Design. kuey [Internet]. 2024 May 28 [cited 2025 Sep. 17];30(5):10302-9. Available from: https://kuey.net/index.php/kuey/article/view/4741